> When you run a design on a CPLD (or a FPGA) the design tool optimizes cute > things like fanout and timing. You can also have it optimize delay to > circuit nodes. That allows you to come up with outputs that have a specific > delay relationship.