[time-nuts] Software Sawtooth correction prerequisites?

[Henk ten Pierick]

On Jul 24, 2007, at 1:32, Dr Bruce Griffiths wrote:

> Perhaps a software implementation of a 1 bit oversampled DAC the 1 bit
> output of which is low pass filtered to control the EFC input is the
> closest approach to this ideal.
> With an appropriate algorithm the idle tone and inherent instability
> problems (of high order modulators - 3rd or higher order) of the sigma
> delta modulator will not occur.

It is easy to design stable sigma delta converters of orders higher  
than two. I have calculated a 7th order ADC which is implemented on  
silicon and stable of coarse. A 11th order sigma delta with  
oversampling ratio 128 is stable in simulation and has 228dB snr.  
{This is no typo two hundred and twenty eight dB)
Higher order sigma delta converter require higher order  
reconstruction filters  but it is easy to design for more bandwidth  
than needed and so to relax the filter spec.

Henk