I'm looking for someone experienced for an ultra low jitter clock generation an re-clocking project that includes FPGA programming. Anyone interested? Please contact me off list. Adrian